Regviz

NXP Semiconductors /LPC11Cxx /C_CAN /CANCLKDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CANCLKDIV

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC11Cxx/C_CAN/CANCLKDIV#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKDIVVAL 0RESERVED

Description

Can clock divider register

Fields

CLKDIVVAL

Clock divider value. CAN_CLK = PCLK/(CLKDIVVAL +1) 0000: CAN_CLK = PCLK divided by 1. 0001: CAN_CLK = PCLK divided by 2. 0010: CAN_CLK = PCLK divided by 3 0011: CAN_CLK = PCLK divided by 4. … 1111: CAN_CLK = PCLK divided by 16.
RESERVED

reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data